Kolmogorov/Solomonoff/Chaitin Complexity

My comment:

12:56 "A finite system cannot certify more  information than it contains." This sounds intriguing, but I don't really know what you mean by the verb certification. Is there some way to explain it in terms of functions of some kind? 

Maybe the answer to my question is in here:

Subscribe to Computable Secrets.

Comments

Post a Comment

Popular posts from this blog

Steven Johnson - So You Think You Know How to Take Derivatives?

Image
A derivative is linearisation, and differential calculus is essentially linear algebra, ...  See  Freya Holmér - Why Can't You Multiply Vectors?  and  Freya Holmér on Continuity of Splines . See also the MIT OCW page:  Matrix Calculus For Machine Learning And Beyond  (Alan Edelman, Steven G. Johnson) Subscribe to The Julia Programming Language . Alan Edelman talking about expressing mathematics as computer code. The idea is that you can use computer languages to communicate mathematical ideas precisely to other people. See my comments about functional programming languages here:  https://prooftoys.org/ian-grant/hm/ Subscribe to TEDx Talks .
Read more

Hitachi HD44780U LCD Display Fonts

Image
I finally got the bit-mapped fonts from the Hitachi "1602" display :  Here's some JavaScript: const HD44780U01ASCII=[ [],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[], [],[],[],[],[],[],[],[],[],[],[],[],[],[],[],[], [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ], [4, 4, 4, 4, 0, 0, 4, 0, 0, 0, ], [10, 10, 10, 0, 0, 0, 0, 0, 0, 0, ], [10, 10, 31, 10, 31, 10, 10, 0, 0, 0, ], [4, 15, 20, 14, 5, 30, 4, 0, 0, 0, ], [24, 25, 2, 4, 8, 19, 3, 0, 0, 0, ], [12, 18, 20, 8, 21, 18, 13, 0, 0, 0, ], [12, 4, 8, 0, 0, 0, 0, 0, 0, 0, ], [2, 4, 8, 8, 8, 4, 2, 0, 0, 0, ], [8, 4, 2, 2, 2, 4, 8, 0, 0, 0, ], [0, 4, 21, 14, 21, 4, 0, 0, 0, 0, ], [0, 4, 4, 31, 4, 4, 0, 0, 0, 0, ], [0, 0, 0, 0, 12, 4, 8, 0, 0, 0, ], [0, 0, 0, 31, 0, 0, 0, 0, 0, 0, ], [0, 0, 0, 0, 0, 12, 12, 0, 0, 0, ], [0, 1, 2, 4, 8, 16, 0, 0, 0, 0, ], [14, 17, 19, 21, 25, 17, 14, 0, 0, 0, ], [4, 12, 4, 4, 4, 4, 14, 0, 0, 0, ], [14, 17, 1, 2, 4, 8, 31, 0, 0, 0, ], [31, 2, 4, 2, 1, 17, 14, 0, 0, 0, ], [2, 6, 10, 18, 31, 2, 2, 0, 0,...
Read more

RISC-V Peripheral Idea - A High-Speed LVDS Link for a Modern Transputer

Image
Thinking about the  TinyTapeout RISC-V Peripherals  experiment: That  Pico ICE FPGA Trainer Board  will be able to prototype a high-speed serial bus interconnect which could also be the basis for a RISC-V CPU peripheral that would be the moral equivalent of a Transputer serial-link. Each node could be a RISC-V with four links to its neighbours. LVDS drivers like the Analog Devices ADN4665 and ADN4666 , connected via low-cost SATA cables. The hardware could handle the  8b/10b encoding  and interface to DMA channels, which would be another peripheral that would probably be quite a severe test of the project infrastructure, but for the prototype the FPGA could probably be interfaced with the RP2040's DMA somehow, even if it was just via GPIO pins. There is even a Lattice Reference design for an 8b/10b encoder that you could download and drop-in.   45:31 "Is it still relevant?"  Subscribe to CSS Bristol . Then YouTube turned up this 2018 talk by...
Read more